The fetch-decode-execute cycle is also known as the: MCQ with Answer and Explanation

The fetch-decode-execute cycle is also known as the:
A. Memory cycle
B. Data cycle
C. Control cycle
D. Instruction cycle
Answer: Option D
Solution (By JKSSB Mock Tests)
It represents the basic operational cycle of the CPU for processing instructions.

Discuss this Question (0)

No comments yet. Be the first to start the discussion!

Practice More CPU (Central Processing Unit) Questions

Question #1
The architectural registers are:
A. Hidden physical only
B. Cache lines
C. Visible to software
D. Memory locations

Correct Answer: Option C


Explanation:
Part of ISA.

This question belongs to: Computer CPU (Central Processing Unit)
Question #2
The front side bus (FSB) connects:
A. Registers internally
B. CPU to chipset/memory
C. GPU only
D. ALU to CU

Correct Answer: Option B


Explanation:
It is the data pathway between processor and other components.

This question belongs to: Computer CPU (Central Processing Unit)
Question #3
Which of the following is an integrated component in many modern SoCs?
A. Monitor
B. CPU, GPU, NPU
C. Hard disk
D. Only CPU

Correct Answer: Option B


Explanation:
System on Chip includes multiple processing units.

This question belongs to: Computer CPU (Central Processing Unit)