What is the role of the memory controller in a CPU? MCQ with Answer and Explanation

What is the role of the memory controller in a CPU?
A. To control the power supply to memory
B. To manage the cache
C. To handle memory addressing and data transfer
D. To decide which data to store in RAM
Answer: Option C
Solution (By JKSSB Mock Tests)
The memory controller manages the flow of data between the CPU and main memory, handling memory addressing, command issuance, and data transfer timing.

Discuss this Question (0)

No comments yet. Be the first to start the discussion!

Practice More Memory and Storage Devices Questions

Question #1
Which of the following is a type of memory that is directly connected to the CPU without a bus?
A. Cache
B. Hard disk
C. RAM
D. Registers

Correct Answer: Option D


Explanation:
Registers are internal to the CPU and are directly connected to the execution units, providing the fastest access. Cache is on-chip but may have a bus; RAM and HDD are external.

This question belongs to: Computer Memory and Storage Devices
Question #2
Which of the following metrics describes the maximum theoretical data volume that can be moved through a memory bus connection in a single second?
A. Storage Density
B. Clock Cycle Delay
C. Latency
D. Memory Bandwidth

Correct Answer: Option D


Explanation:
Memory bandwidth measures the rate at which data can be read from or stored into a semiconductor memory by a processor, typically measured in Gigabytes per second (GB/s).

This question belongs to: Computer Memory and Storage Devices
Question #3
What is the memory cache 'miss' penalty?
A. The reduction in processing speed when multiple applications compete for CPU space.
B. The extra time needed to fetch data from the slower main memory when it is not found in the cache.
C. The permanent loss of data due to system power fluctuations.
D. The financial cost of manufacturing faster cache chips.

Correct Answer: Option B


Explanation:
When the CPU looks for data in the cache and fails to find it (a cache miss), it suffers a time delay penalty because it must fetch that data from the slower system RAM.

This question belongs to: Computer Memory and Storage Devices